Senior Logic Design Engineer, Cache Coherent Interconnects

What you’d do

Own the design and delivery of a specific unit on a CPU chip, writing high-performance, low-power RTL, handling synthesis and timing closure, and documenting the design. Collaborate with verification and implementation teams to meet timing, area, performance, and power goals. Full time. Found on the employer's careers page on Sep 29, 2026. Apply through the link.