Principal Technical Program Manager

What you’d do

Own the integrated schedule and critical path for multiple chip tape-outs through engineering samples and production ramp. Run the weekly chip status cadence, tracking verification convergence and dependency impacts across RTL/DV, physical design, packaging, power, and post-silicon teams. Found on the employer's careers page on Sep 29, 2026. Apply through the link.