Senior SoC Physical Layout & Full-Chip Integration Engineer

What you’d do

Develop custom layout methodologies, lead full-chip physical integration, and drive physical verification and tapeout for advanced testchips on cutting-edge process technologies. Full time, based in Hillsboro, Oregon. Found on the employer's careers page on Sep 29, 2026. Apply through the link.