Jobs I Know
Browse openings
EngineeringOn site

CMOS SerDes or High-speed I/O, Lead Analog IC Design Engineer

CadenceSan Jose, CA

$119,000–221,000/yr

Posted Sep 30, 2026

What you’d do

Design and develop analog and mixed-signal circuits from concept and specification through final verification, ensuring conformance with customer requirements. Full time role in San Jose. Found on the employer's careers page on Oct 18, 2026. Apply through the link.

You’ll need

  • 3+ years designing CMOS SerDes or high-speed I/O ICs
  • Analog and mixed-signal circuit design
  • Circuit verification

Our summary of the listing. The full listing has the details.

Know before you apply

Members see how long this job has really been open, how many people have applied, and people at Cadence to connect with on LinkedIn. It’s free.