Principal Design Verification Engineer (Silicon Engineering)

What you’d do

Verify digital ASICs and FPGAs at block and system level for Starlink chips, leading the verification test plan from start to finish and supporting chip bring-up and post-silicon validation. Extended hours and weekends may be needed to meet critical milestones. Found on the employer's careers page on Sep 27, 2026. Apply through the link.