Senior Package Layout Engineer - Hardware

What you’d do

Implement high speed and high density ASIC packages, including substrate breakout patterns, pinout optimization, and package routing, placement, and power distribution using Cadence APD or SiP tools. Full time role in Santa Clara, CA. Found on the employer's careers page on Sep 29, 2026. Apply through the link.