Sr. RFIC Layout Designer (RFIC Engineering)

What you’d do

Lead RF and analog IC layout for Starlink silicon, including chip floor planning, custom block layout, design rule and LVS checks, and top-level integration through tape out. Must be willing to work extended hours and weekends as needed. Found on the employer's careers page on Sep 27, 2026. Apply through the link.