ASIC Design Engineer - New College Grad 2027

What you’d do

Design and implement RTL for GPU IP blocks such as work schedulers, interrupt controllers, and DMA engines, working with architects and verification teams on micro-architecture and timing-clean designs. Full time in Santa Clara, CA. Found on the employer's careers page on Sep 29, 2026. Apply through the link.