Design Verification Engineer (Silicon Engineering)

What you’d do

Verify digital ASICs at block and system level for Starlink chips, writing test plans, building SystemVerilog testbenches, running regressions, and closing coverage. Extended hours and weekends may be needed to meet critical milestones. Found on the employer's careers page on Sep 27, 2026. Apply through the link.