Distinguished Engineer - Memory Architecture

What you’d do

Set multi-generation memory interface strategy and lead performance-versus-power analysis that shapes silicon trade-offs and product roadmaps. Full time role in Santa Clara, California, involving silicon and vendor/IP co-architecture. Found on the employer's careers page on Sep 29, 2026. Apply through the link.