Director, Silicon Design Engineering

What you’d do

Perform timing analysis and optimization for next-generation SoC designs, including generating and validating timing constraints and resolving chip- and block-level timing violations. Full time role in Santa Clara, California. Found on the employer's careers page on Sep 29, 2026. Apply through the link.