EngineeringOn site
Sr. Staff Validation Engineer
MarvellSanta Clara, CA
Posted Oct 13, 2026
What you’d do
Hands-on lab validation and test execution for advanced ASIC/SoC products with CXL 3.x, HBM, DDR, PCIe and high-speed SerDes. Involves silicon bring-up, debug, characterization, automation and lab infrastructure, plus mentoring engineers. Full time. Found on the employer's careers page on Oct 20, 2026. Apply through the link.
You’ll need
- Bachelor's in CS, Electrical Engineering or related
- 5-10 years related experience (or Master's/PhD with 3-5 years)
- Hands-on lab validation and silicon bring-up
- CXL 3.x, HBM, DDR, PCIe, high-speed SerDes
- Debug and test automation
Our summary of the listing. The full listing has the details.