Senior ASIC Floorplan Design Engineer

What you’d do

Develop and optimize chip floorplans during early ASIC development, working with architects and design leads. Drive area reviews, resolve timing and routing congestion, and build tools to improve chip area and execution speed. Full time. Found on the employer's careers page on Sep 29, 2026. Apply through the link.