RTL Power Optimization Engineer – New College Grad 2026

What you’d do

New college grad role performing pre-silicon gate-level and RTL power analysis to improve chip power efficiency. Work with architects and RTL designers to interpret power data, find power bugs, and prototype architectural features in Verilog. Full time. Found on the employer's careers page on Sep 29, 2026. Apply through the link.