ASIC Engineer, Annapurna Labs

What you’d do

Design and implement high-performance, power-efficient RTL for ASIC projects, including microarchitecture, SystemVerilog implementation, synthesis, and timing closure. Full-time role working with architects, verification, and back-end teams. Found on the employer's careers page on Sep 30, 2026. Apply through the link.