Senior ASIC Physical Design Engineer, Cache Coherent Interconnects

What you’d do

Synthesize and optimize the on-chip interconnect network and last-level caches to meet timing, area, performance, and power goals. Also help evaluate physical design for next-generation coherent interconnects and system-level caches. Full time. Found on the employer's careers page on Sep 29, 2026. Apply through the link.