Jobs I Know
Browse openings
EngineeringHybrid

ASIC Verification Engineer

Hewlett Packard EnterpriseSunnyvale, CA

Posted Oct 12, 2026

What you’d do

Verify high-speed networking ASICs and SoCs, owning verification from test plan through coverage closure and building SystemVerilog/UVM environments. Hybrid role based in Sunnyvale, CA, in office two days per week. Found on the employer's careers page on Oct 21, 2026. Apply through the link.

You’ll need

  • 7+ years ASIC/SoC verification experience
  • SystemVerilog and UVM expertise
  • Building verification environments from scratch
  • Randomization, constraints, functional coverage
  • Assertions (SVA)

Our summary of the listing. The full listing has the details.

Know before you apply

Members see how long this job has really been open, how many people have applied, and people at Hewlett Packard Enterprise to connect with on LinkedIn. It’s free.