Senior ASIC Design Engineer

What you’d do

Design and verify high-performance, power-efficient RTL for ASIC chips, covering architecture, micro-architecture, synthesis, and timing verification. Full time role in Santa Clara, CA, collaborating with ASIC teams including remote members. Found on the employer's careers page on Sep 29, 2026. Apply through the link.