Senior ASIC Verification Engineer

What you’d do

Validate clocking structures in Tegra and GPU products, covering test plan development, automation, verification flows, coverage metrics, test execution, and bug fixes. Full time role in Santa Clara, CA, working with System Verilog, UVM, C++, Perl, and Python. Found on the employer's careers page on Sep 29, 2026. Apply through the link.