Senior ASIC Design Engineer – Clocks IP

What you’d do

Architect clock domains for GPU and CPU chips, designing clocking topologies in RTL and working with physical design, timing, and verification teams through silicon bringup. Full time, based in Santa Clara, CA. Found on the employer's careers page on Sep 29, 2026. Apply through the link.