Senior DFT Engineer

What you’d do

Develop and deploy silicon test methodologies on next-generation platforms, owning the ATPG lifecycle including verification, coverage analysis, pattern generation, and ATE bring-up. Full time role in Santa Clara, CA, also involving collaboration with EDA vendors and mentoring junior engineers. Found on the employer's careers page on Sep 29, 2026. Apply through the link.