Senior DFT Engineer

What you’d do

Design and implement DFT test methodologies for next-generation silicon, including scan compression, IO BIST, and memory BIST. Lead chip bring-up from pre-silicon through production and mentor junior engineers. Full time. Found on the employer's careers page on Sep 29, 2026. Apply through the link.