ASIC II - AMZ27538.3

What you’d do

Design and optimize data center hardware including AWS Inferentia chips, working on micro-architecture, SystemVerilog RTL, synthesis, and timing closure. Full-time, 8:00am-5:00pm, with lint and clock domain crossing quality checks. Found on the employer's careers page on Sep 30, 2026. Apply through the link.