Senior Formal Verification Engineer

What you’d do

Write testplans and use formal verification techniques like assertions and cover properties to verify complex chip designs. Debug RTL, build abstraction models, and improve verification flows and scripts. Full time, based in Santa Clara, CA. Found on the employer's careers page on Sep 29, 2026. Apply through the link.